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PLL with MAF-Based Prefiltering Stage:
Small-Signal Modeling and Performance
Enhancement
Saeed Golestan, Senior Member, IEEE, Josep M. Guerrero, Fellow, IEEE, Ana Vidal, Member, IEEE, Alejandro
G. Yepes, Member, IEEE, and Jesus Doval-Gandoy, Member, IEEE
Abstract—In three-phase applications, the synchronous-
reference frame phase-locked loop (SRF-PLL) is a standard PLL,
which benefits from a simple structure and satisfactory perfor-
mance under symmetrical and undistorted grid conditions. Under
unbalanced and harmonically distorted conditions, however, it
suffers from a very poor performance in the detection of grid
voltage parameters. To deal with this challenge, incorporating
different filters inside its control loop or before its input has been
proposed. Recently, using the moving average filter (MAF) as the
SRF-PLL prefiltering stage has been suggested in several works.
The MAF is a linear-phase filter that can behave like an ideal low-
pass filter under certain conditions. The main aim of this letter is
to derive the small-signal model of the SRF-PLL with MAF-based
prefiltering stage (briefly called the PMAF-PLL), which has not
been presented before. This model enables the designer to simply
analyze the stability condition and dynamic behavior of the
PMAF-PLL. After developing the model, a simple modification to
enhance the PMAF-PLL performance under frequency varying
environments is presented. Finally, the equivalence of PMAF-
PLL and the space-vector Fourier Transform based PLL (SVFT-
PLL), which is a well-known PLL in three-phase applications,
is proved. This equivalence implies that the small-signal model
of the PMAF-PLL and the method presented to enhance its
performance are valid for the SVFT-PLL.
Index Terms—Moving average filter (MAF), phase-locked loop
(PLL), synchronization.
I. INTRODUCTION
Besides the problem of grid voltage imbalance, which may
be due to asymmetrical voltage sags, single-phase loading
and grid impedance imbalance, the synchronization of grid-
connected power electronics based equipment is facing more
serious challenges: presence of dc offset and large harmonic
components in the grid voltage; while the former may be
caused by grid faults, A/D conversion, measurement devices,
etc. [1], the latter is commonly due to the proliferation of
power electronics based nonlinear loads [2]. To deal with these
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Fig. 1. Schematic diagram of the SRF-PLL.
challenges, many advanced synchronization techniques have
been developed in recent years. Most of these techniques are
based on phase-locked loops (PLLs) [3].
Fig. 1 shows the schematic diagram of the standard
synchronous-reference frame PLL (SRF-PLL), which is a
standard PLL in three-phase applications. In the SRF-PLL,
the three-phase voltages are transformed into the dq reference
frame by applying the Clarke’s transformation and then the
Park’s transformation. The signal vq (or vd, depending on
the Park’s transformation), which contains the phase error
information, is then fed to a proportional-integral (PI) con-
troller to ensure a zero average phase error under both phase-
angle jumps and frequency drifts. The SRF-PLL has a limited
disturbance (dc offset, harmonic, and imbalance) rejection
capability. To deal with this issue, including additional filter(s)
either inside the SRF-PLL control loop or before its input
has been proposed. The conventional infinite impulse response
low-pass filters [4], the moving average filter (MAF) [5]-[7],
the notch filter [8], the dq-frame delayed signal cancellation
operator [9]-[11] and the repetitive regulator [12] are well-
known in-loop filtering techniques, and the complex coefficient
filters [13], [14], the recursive discrete Fourier transform [15],
the αβ-frame delayed signal cancellation operator [10]-[11],
[16]-[17], and the dual second-order generalized integrators
[18] are popular prefiltering techniques.
Recently, using the MAF as the SRF-PLL prefiltering stage
has been proposed in several works [19]-[21]. The schematic
diagram of the SRF-PLL with MAF-based prefiltering stage
(hereafter, briefly called the PMAF-PLL) can be observed in
Fig. 2. In the PMAF-PLL, the SRF-PLL and MAF-based pre-
filtering stage are both working in the synchronous-reference
frame, but with different rotating angles. This rotating angle
difference has made the small-signal modeling and, conse-
quently, the stability and dynamic behavior analysis of the
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Fig. 2. Schematic of the SRF-PLL with MAF-based prefiltering stage (PMAF-PLL).
PMAF-PLL difficult. The main aim of this letter is to derive
an accurate small-signal model for the PMAF-PLL, which to
the best of the authors’ knowledge, has not been presented
before. The performance enhancement of the PMAF-PLL in
the presence of frequency drifts is another objective of this
letter. Finally, the equivalence of PMAF-PLL and space-vector
Fourier Transform based PLL (SVFT-PLL) [22], [23], which is
a well-known PLL in three-phase applications, is proved. This
equivalence implies that the small-signal model of the PMAF-
PLL and the method presented to enhance its performance are
valid for the SVFT-PLL.
II. MOVING AVERAGE FILTER
The MAF is a linear-phase filter, which is defined in the
continuous-time and discrete-time domains as
v¯ (t) =
1
Tw
∫ t
t−Tw
v (τ) dτ (1)
v¯ (k) =
1
N
N−1∑
n=0
v (k − n) (2)
where v and v¯ are the input and output signals of the MAF,
respectively, Tw = NTs is the MAF window length, N is the
number of samples within the window length, and Ts is the
sampling time.
The s-domain and z-domain transfer functions of the MAF
can be simply obtained using (1) and (2) as
GMAF (s) =
v¯ (s)
v (s)
=
1− e−Tws
Tws
(3)
GMAF (z) =
v¯ (z)
v (z)
=
1
N
N−1∑
n=0
z−n =
1
N
1− z−N
1− z−1 . (4)
Using (3) and (4), the magnitude and phase frequency response
of the MAF can be described as
GMAF (jω) =
∣∣∣∣ sin (ωTw/2)(ωTw/2)
∣∣∣∣∠− ωTw/2 (5)
GMAF
(
ejωTs
)
=
∣∣∣∣ sin (ωNTs/2)N sin (ωTs/2)
∣∣∣∣∠−ω (N − 1)Ts/2. (6)
Notice that (6) converges to (5) if Ts → 0.
It is easy to show using (5) [or (6)] that the MAF has
zero gain at frequencies that are integer multiples of 1/Tw in
Hertz, which means it can completely block the disturbance
components at these frequencies. This fact can be clearly
Fig. 3. Bode plot of the MAF for Tw = 0.02 s (solid line) and Tw = 0.01 s
(dashed line) and Ts = 1e− 4 s.
observed in Fig. 3, which shows the Bode plot of the MAF
for Tw = T = 0.02 s and Tw = T/2 = 0.01 s (T is the
grid nominal period). Throughout this paper, Tw = 0.02 s is
considered, as this value enables the MAF to completely reject
the dc offset and filter out (or at least significantly attenuate)
all harmonics before the SRF-PLL input.
III. SMALL-SIGNAL MODELING
As mentioned before, the MAF-based prefiltering stage
completely rejects (or at least significantly attenuates) distur-
bance components before the SRF-PLL input. Thus, the pres-
ence of these disturbances are neglected during the modeling
procedure and the three-phase input voltage of the PMAF-PLL
is considered to be in the discrete-time domain as
va(k) = V
+
1 cos
(
θ+1 (k)
)
vb(k) = V
+
1 cos
(
θ+1 (k)− 2pi/3
)
vc(k) = V
+
1 cos
(
θ+1 (k) + 2pi/3
) (7)
where V +1 and θ
+
1 are the amplitude and angle of the grid
voltage fundamental component, respectively.
Applying the Clarke’s transformation and then the Park’s
transformation with a rotating angle θn to the three-phase
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Fig. 4. Small-signal model of the PMAF-PLL in the s-domain.
voltages (7) gives the MAFs input signals as
vd(k) = V
+
1 cos
∆θ+1 (k)︷ ︸︸ ︷(
θ+1 (k)− θn (k)
)
vq(k) = V
+
1 sin
(
θ+1 (k)− θn (k)
)
.
(8)
Considering the discrete time definition of the MAF, i.e., (2),
the MAF output signals can be expressed as
v¯d (k) =
1
N
N−1∑
n=0
vd (k − n) = V
+
1
N
N−1∑
n=0
cos
(
∆θ+1 (k − n)
)
v¯q (k) =
1
N
N−1∑
n=0
vq (k − n) = V
+
1
N
N−1∑
n=0
sin
(
∆θ+1 (k − n)
)
.
(9)
Applying the inverse Park’s transformation with rotating angle
θn and subsequently the Park’s transformation with rotating
angle θˆ+1 to the output signals of the MAFs gives
vˆq (k) =
V +1
N
N−1∑
n=0
sin
(
∆θ+1 (k − n)−∆θˆ+1 (k)
)
(10)
where ∆θˆ+1 = θˆ
+
1 − θn. By approximating the sine functions
with their arguments, (10) can be rewritten by
vˆq (k)≈ V
+
1
N
N−1∑
n=0
(
∆θ+1 (k − n)−∆θˆ+1 (k)
)
=
[
V +1
N
N−1∑
n=0
∆θ+1 (k − n)
]
− V +1 ∆θˆ+1 (k) . (11)
Taking the z-transform from both sides of (11) yields
vˆq (z) ≈ V +1
(
GMAF (z)∆θ
+
1 (z)−∆θˆ+1 (z)
)
(12)
which corresponds in the s-domain to
vˆq (s) ≈ V +1
(
GMAF (s)∆θ
+
1 (s)−∆θˆ+1 (s)
)
. (13)
Using (13) and Fig. 2, the small-signal model of the PMAF-
PLL in the s-domain can be obtained as shown in Fig. 4.
Notice that the grid voltage amplitude V +1 does not appear in
the model because there is an amplitude normalization right
before the PI controller.
To evaluate the accuracy of the derived model, the ac-
tual PMAF-PLL and its model are simulated in the Mat-
lab/Simulink environment and their results under a phase-angle
jump and a frequency step change are obtained and compared
to each other. For both the PMAF-PLL and the small-signal
model, the control parameters are considered to be kp = 400,
ki = 40000, Tw = 0.02 s, Ts = 1e − 4 s, and V +1 = 1 pu.
Fig. 5 illustrates the obtained results. It can be observed that
Fig. 5. Accuracy assessment of the PMAF-PLL small-signal model. Parame-
ters: kp = 400, ki = 40000, Tw = 0.02 s, Ts = 1e−4 s, V +1 = 1 pu, and
ωnf = 2pi50 rad/s. Before the frequency step change, the grid frequency is
at its nominal value, i.e., 50 Hz.
the derived model perfectly predicts the PMAF-PLL dynamic
behavior.
IV. PERFORMANCE ENHANCEMENT UNDER
FREQUENCY-VARYING GRID CONDITION
As Fig. 5 shows, the PMAF-PLL suffers from a phase offset
error in the presence of frequency drifts. The reason is that,
under off-nominal frequencies, the fundamental component of
the grid voltage appears as a component of the frequency
∆ωg = ωg−ωnf in the MAF input, where ωg is the actual grid
frequency and ωnf is the nominal value of the grid frequency.
This component experiences a phase-shift equal to
∠GMAF (z = ej∆ωgTs) = − 0.5 (Tw − Ts)︸ ︷︷ ︸
kϕ
∆ωg (14)
when passing through the MAF. As a result, the phase of the
fundamental component extracted by the PMAF-PLL prefilter-
ing stage will be θ+1 − kϕ∆ωg in the steady state. Neglecting
the nonlinearity caused by the SRF-PLL phase detector and
amplitude normalization stage, the input signal of the PI
controller can be well approximated by (θ+1 − kϕ∆ωg)− θˆ+1 ,
which is the difference of the phase-angle of the SRF-PLL
input signal and the rotating angle of its Park’s transformation.
This phase difference converges to zero in the steady state
thanks to the action of the PI controller. As a result, the
phase estimated by the SRF-PLL in the steady state will be
θˆ+1 = θ
+
1 −kϕ∆ωg , which means the PMAF-PLL suffers from
a phase offset error equal to kϕ∆ωg . The same conclusion can
be drawn using the derived small-signal model.
To deal with this problem, it is suggested in [19]-[21] to
incorporate a secondary frequency detector in the prefiltering
stage of the PMAF-PLL and use the frequency estimated
by it to make the prefiltering stage frequency adaptive. This
approach, however, increases the implementation complexity.
In what follows, a more straightforward yet effective solution
is presented.
The suggested approach in this letter is changing the rotating
angle of the Park’s transformation of the SRF-PLL to θˆ+1 −
kϕ∆ωˆg , as highlighted in Fig. 6. This modification changes
the PI controller input signal (which, as mentioned before, can
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Fig. 6. Schematic of the enhanced PMAF-PLL.
Fig. 7. Small-signal model of the enhanced PMAF-PLL.
be well approximated by the difference of the phase-angle of
the SRF-PLL input signal and the rotating angle of the Park’s
transformation) to (θ+1 − kϕ∆ωg) − (θˆ+1 − kϕ∆ωˆg). Hence,
in the steady state, in which the PI controller input signal
becomes zero, θˆ+1 = θ
+
1 is achieved.
In a similar manner, it can be shown that there is a small
steady-state error in the amplitude estimated by the PMAF-
PLL under off-nominal frequencies, as highlighted in (15).
Vˆ +1 =
∣∣GMAF (z = ej∆ωgTs)∣∣V +1 ≈ (1− T 2w24 ∆ω2g
)
︸ ︷︷ ︸
amplitude error factor
V +1
(15)
This error can be corrected by the online calculation of the
amplitude error factor using ∆ωˆg and dividing the estimated
amplitude Vˆ +1 by that, as highlighted in Fig. 6 where kv =
T 2w/24. For the sake of brevity, the structure shown in Fig. 6
is referred to as the enhanced PMAF-PLL.
Fig. 7 shows the small-signal model of the enhanced PMAF-
PLL, which can be obtained by following the same procedure
used for deriving the PMAF-PLL small-signal model. The
accuracy of this model is evaluated under the same tests as in
Fig. 5, i.e., under a phase-angle jump of 20◦ and subsequently
a frequency step change of +2 Hz. The obtained results are
shown in Fig. 8. The accuracy of the enhanced PMAF-PLL
small-signal model and the effectiveness of the suggested
approach to eliminate the phase offset error under off-nominal
grid frequencies are evident from this figure.
V. STABILITY ANALYSIS AND PARAMETERS SELECTION
Using Fig. 7, the closed-loop transfer function of the en-
hanced PMAF-PLL can be obtained as
Gcl (s) =
∆θˆ+1 (s)
∆θ+1 (s)
= GMAF (s)
kps+ ki
s2 + (kp − kikϕ)︸ ︷︷ ︸
2ζωn
s+ ki︸︷︷︸
ω2n
(16)
Fig. 8. Accuracy assessment of the enhanced PMAF-PLL small-signal model.
Parameters: kp = 804, ki = 40426, Tw = 0.02 s, Ts = 1e− 4 s, V +1 = 1
pu, and ωnf = 2pi50 rad/s.
Fig. 9. Schematic of the SVFT-PLL.
where ζ and ωn denote the damping factor and the natural fre-
quency, respectively. Applying the Routh-Hurwitz’s stability
test to the PLL characteristic polynomial, i.e., the denominator
of (16), gives the stability condition as
0 < kikϕ < kp. (17)
The proportional and integral gains kp and ki can be
determined by selecting appropriate values for ζ and ωn.
This selection involves tradeoffs between speed of response,
overshoot, stability margin, and filtering capability, which has
been well discussed in countless publications [11], [24], [25].
Here, ζ = 1 and ωn = 2pi32 rad/s are chosen, which results
in kp = 804 and ki = 40426.
VI. EQUIVALENCE OF PMAF-PLL AND SVFT-PLL
The SVFT-PLL [22], [23], as shown in Fig. 9, has a similar
structure to the PMAF-PLL (see Fig. 2), but it uses the SVFT
instead of MAF-based prefiltering stage for the extraction of
the fundamental component of the grid voltage. The z-domain
transfer function of the nonrecursive SVFT can be expressed
as
GSV FT (z) =
1
N
N−1∑
n=0
e
j2pin
N z−n. (18)
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Fig. 10. Schematic of (a) the MAF-PLL and (b) the QT1-PLL.
TABLE I
CONTROL PARAMETERS
Enhanced PMAF-PLL Standard MAF-PLL QT1-PLL
Proportional gain, kp 804 41.42 49.8
Integral gain, ki 40426 710.68 —–
MAF window length, Tw 0.02 s 0.02 s 0.02 s
Fig. 11. (a) Simulation and (b) experimental results under the test case 1.
Notice that the SVFT and discrete Fourier Transform (DFT)
have the same z-transforms, because the SVFT corresponds to
the application of the DFT to a complex signal.
In the space-vector notation, the input-output relation of the
MAF-based prefiltering stage in Fig. 2 can be described as
~ˆv+αβ,1(t) = e
jθnf
[
GMAF (t) ∗
(
e−jθnf vαβ(t)
)]
(19)
where ~ˆv+αβ,1(t) = vˆ
+
α,1(t)+ jvˆ
+
β,1(t), ~vαβ(t) = vα(t)+ jvβ(t),
and ∗ denotes the convolution product. Taking the Laplace
transform of both sides of (19) yields
~ˆv+αβ,1(s)
vαβ(s)
= GMAF (s− jωnf ) (20)
which corresponds in the z-domain to
~ˆv+αβ,1(z)
vαβ(z)
= GMAF (ze
−jωnfTs) =
1
N
N−1∑
n=0
e
j2pin
N z−n. (21)
It can be observed that (18) and (21) are identical, which
proves the equivalence of SVFT and MAF-based prefiltering
stages. Thanks to this equivalence, it can be concluded that
the PMAF-PLL and SVFT-PLL are mathematically equivalent,
and therefore, the same small-signal model and properties as
those of the PMAF-PLL can be considered for the SVFT-PLL.
VII. SIMULATION AND EXPERIMENTAL RESULTS
In this section, the performance of the enhanced PMAF-
PLL is evaluated using simulation and experimental studies.
In obtaining all results, the sampling frequency is fixed at 10
kHz. To provide a base for comparison, the standard MAF-
PLL [5] and the quasi-type-1 PLL (QT1-PLL) [26] are also
implemented and their results are compared with those of the
enhanced PMAF-PLL. The schematic of these two PLLs can
be observed in Fig. 10. Designing the control parameters of
the standard MAF-PLL is carried out using the symmetrical
optimum method, as explained in [5]. For the case of the QT1-
PLL, the parameter design procedure is more straightforward
as the PI controller is replaced with a simple gain. This gain is
selected so that the minimum 2% settling time in response to
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Fig. 12. (a) Simulation and (b) experimental results under the test case 2.
Fig. 13. (a) Simulation and (b) experimental results under the test case 3.
phase angle jumps is achieved. Table I summarizes the control
parameters of all PLLs under analysis.
The following three test cases are designed.
1) Test case 1: The grid voltage experiences a phase-angle
jump of +20◦. The grid frequency is at its nominal value
during this test.
2) Test case 2: The grid frequency undergoes a −3 Hz step
change.
3) Test case 3: All three phases of the grid voltage are
clamped at 0.7 pu. The total harmonic distortion of
the grid voltage is 13.76%. During this test, the grid
frequency is fixed at 47 Hz to take into account the effect
of grid frequency variation on the filtering capability of
the PLLs.
Figs. 11 and 12 show the simulation and experimental
results under the test cases 1 and 2, respectively. It can
be observed that the enhanced PMAF-PLL has the fastest
dynamic response among all PLLs.
IEEE TRANSACTIONS ON POWER ELECTRONICS
Fig. 13 evaluates the PLLs performance under the test case
3. The standard MAF-PLL, as shown, has the highest filtering
capability, and the enhanced PMAF-PLL has the second best
performance in this test.
VIII. CONCLUSION
In this letter, the small-signal modeling of the SRF-PLL
with MAF-based prefiltering stage (briefly called, the PMAF-
PLL) was presented. This model significantly simplifies the
stability analysis and dynamic performance studies. A simple
yet effective method to compensate for the phase and ampli-
tude errors of the PMAF-PLL in the presence of frequency
drifts was then proposed and its effectiveness was confirmed
through a performance comparison with the state-of-the-art
PLLs. The equivalence of the PMAF-PLL and SVFT-PLL
was also proved, which implies that the small-signal model
of the PMAF-PLL and the method presented to enhance its
performance are also valid for the SVFT-PLL.
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